library verilog;
use verilog.vl_types.all;
entity fifo_hier_bench is
end fifo_hier_bench;
